









 www.bluwireless.co.uk Confidential and Proprietary Information	Board Title RWM6050 Example Design	
	Sheet Title Block diagram - Clocking scheme	
	Build Example reference	
	Doc No REF-RWM6050	Rev A01
	Date Monday, June 01, 2020	Sheet 1 / 12



















NOTE:
OEx Pins have internal pull-up resistors.




NOTE: RWM6050 power sequence

- 1) VDD_IO (1V8)
- 2) AVDD_H (1V8A)
- 3) DVDD (0V9)
- 4) AVDD (0V9A)




NOTE: BIAS > 3.1




NOTE: FSW resistor setting
 $RT = (46.5/FSW) - 5.2$ where RT is in Kohn
 1MHz = 41k2
 2MHz = 17k8


NOTE: Feedback resistor setting
 $R1 = R2 * ((Vout/0.597V) - 1)$



Board Title	RWM6050 Example Design		
Sheet Title	Digital power supplies		
Build	Example reference		
Doc No	REF-RWM6050	Rev	A01
Date	Monday, June 01, 2020	Sheet	10 / 12



I2C Arbiter and hub




Front end to back end connections

This page is used to connect the RWM6050 front end to the down stream interface.
When connecting to a down stream service, take care to ensure that the signals are the relevant voltage level.


Signals from BH2

Signals from NPU


System signals



RWM6050 Boot flash programming interface



Debug signals




GPIO signals




PCIe signals

Signals from/to RWM6050 Signals to/from HOST



IEEE1588 signals



www.bluwireless.co.uk
Confidential and Proprietary Information

Board Title	RWM6050 Example Design		
Sheet Title	Host Connections		
Build	Example reference		
Doc No	REF-RWM6050	Rev	A01
Date	Monday, June 01, 2020	Sheet	12 / 12